|
|
|
|
|
Source-synchronousWhen unidirectional data signals timing is referenced to a clock sourced by the same device that generates those signals, and not to a global clock (i.e. generated by a bus master). Common in high-speed interfaces, including DDR SDRAM interfaces, SGI XIO interface, HyperTransport and many others.
|
 |
|
| Copyright 2005-2009 OnPedia.com. All Rights Reserved |
|
|