Design Compiler

Design Compiler is a product of Synopsys that compiles and optimises (in terms of silicon area and maximum clock frequency) high-level electronic circuit descriptions specified by restricted sub-languages of either Verilog or VHDL, into a gate-level netlist representation of a circuit. This procedure is an example of logic synthesis. Design Compiler uses language templates to determine what hardware is to be implied. The templates below show some of the basic transforms DC uses.
 // Basic D flip flop reg q; always @(posedge clk) 
   q <= d; 
// Basic D flip flop with Asynchronous reset always @(posedge clk or posedge reset)
   if(reset)     q<= 1'b0;   else     q<= d; 
// Basic D flip flop with both Asynch Reset and Set always @(posedge clk or posedge reset or posedge set)
   if(reset)     q <= 1'b0;   else   if(set)     q <= 1'b1;   else     q <= d; 
// Basic latch always @(enable)
   if(enable)     q = d; 
// Basic mux always @(sel or a or b)
   if(sel)     q = a;   else     q = b;  

 

<< PreviousWord BrowserNext >>
list of highways in michigan
1825 in science
ieuan wyn jones
anarchist pogo party of germany
camaldolese
frances marie uitti
rock 'n' roll loony party
track pan
south schleswig voter federation
usat dorchester
shannon o'connor
four chaplains
uss dorchester (apb 46)
pegasos
john josiah guest
music of guinea bissau
music of runion
music of comoros and mayotte
music of mauritius
music of seychelles
hen of the woods
forum games
1826 in science
buck
sydney roosters
civil rights commission
synopsys
productivity
list of people from michigan
initial stress derived noun
hannity & colmes
whitby gothic weekend
list of frivolous political parties
battle of tali ihantala
gasket
a440
dimitri uznadze
garda
4 6 4
patrick sskind
kii province
freak
brutalism
awaji province